fluencelabs/redis
1
0
Fork 0
mirror of https://github.com/fluencelabs/redis synced 2025-04-22 09:02:13 +00:00
Code Issues Projects Releases Wiki Activity

HLL_(SET|GET)_REGISTER types fixed.

Browse Source
This commit is contained in:
antirez 2014-03-28 12:15:39 +01:00
parent 552eb5407a
commit 1c88c5941b
1 changed files with 9 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
src/hyperloglog.c
View File

@ -149,25 +149,27 @@
/* Store the value of the register at position 'regnum' into variable 'target'. /* Store the value of the register at position 'regnum' into variable 'target'.
* 'p' is an array of unsigned bytes. */ * 'p' is an array of unsigned bytes. */
#define HLL_GET_REGISTER(target,p,regnum) do { \ #define HLL_GET_REGISTER(target,p,regnum) do { \
uint8_t *_p = (uint8_t*) p; \
int _byte = regnum*REDIS_HLL_BITS/8; \ int _byte = regnum*REDIS_HLL_BITS/8; \
int _leftshift = regnum*REDIS_HLL_BITS&7; \ int _leftshift = regnum*REDIS_HLL_BITS&7; \
int _rightshift = 8 - _leftshift; \ int _rightshift = 8 - _leftshift; \
target = ((p[_byte] << _leftshift) | \ target = ((_p[_byte] << _leftshift) | \
(p[_byte+1] >> _rightshift)) & \ (_p[_byte+1] >> _rightshift)) & \
((1<<REDIS_HLL_BITS)-1); \ ((1<<REDIS_HLL_BITS)-1); \
} while(0) } while(0)
/* Set the value of the register at position 'regnum' to 'val'. /* Set the value of the register at position 'regnum' to 'val'.
* 'p' is an array of unsigned bytes. */ * 'p' is an array of unsigned bytes. */
#define HLL_SET_REGISTER(p,regnum,val) do { \ #define HLL_SET_REGISTER(p,regnum,val) do { \
uint8_t *_p = (uint8_t*) p; \
int _byte = regnum*REDIS_HLL_BITS/8; \ int _byte = regnum*REDIS_HLL_BITS/8; \
int _leftshift = regnum*REDIS_HLL_BITS&7; \ int _leftshift = regnum*REDIS_HLL_BITS&7; \
int _rightshift = 8 - _leftshift; \ int _rightshift = 8 - _leftshift; \
unsigned int m1 = 255, m2 = REDIS_HLL_REGISTER_MAX; \ uint8_t m1 = 255, m2 = REDIS_HLL_REGISTER_MAX; \
p[_byte] &= m1 << _rightshift; \ _p[_byte] &= m1 << _rightshift; \
p[_byte] |= val >> _leftshift; \ _p[_byte] |= val >> _leftshift; \
p[_byte+1] &= ~(m2 << _rightshift); \ _p[_byte+1] &= ~(m2 << _rightshift); \
p[_byte+1] |= val << _rightshift; \ _p[_byte+1] |= val << _rightshift; \
} while(0) } while(0)
/* ========================= HyperLogLog algorithm ========================= */ /* ========================= HyperLogLog algorithm ========================= */